Filing Date: August 18, 2003

Title: SYSTEM AND METHOD FOR PROCESSING MEMORY INSTRUCTIONS

Page 2 Dkt: 1376.711US1

## IN THE SPECIFICATION

Please amend the paragraph beginning on page 1 at line 9, as follows:

<del>(INSERT OTHER APPLICABLE SV2 APPLICATIONS.)</del> This application is related to the following U.S. patent applications:

- U.S Patent Application No. 10/643,742, filed August 18, 2003, titled "Decoupled Store Address and Data in a Multiprocessor System";
- <u>U.S Patent Application No. 10/643,586, filed August 18, 2003, titled "Decoupled Scalar/Vector Computer Architecture System and Method";</u>
- <u>U.S Patent Application No. 10/643,585, filed August 18, 2003, titled "Latency Tolerant Distributed Shared Memory Multiprocessor Computer";</u>
- U.S Patent Application No. 10/235,898, filed September 4, 2002, titled "Remote Translation Mechanism for a Multi-Node Systems" (now U.S. Patent No. 6,922,766);
- U.S Patent Application No. 10/643,754, filed August 18, 2003, titled "Relaxed Memory Consistency Model"; and
- U.S Patent Application No. 10/643,727, filed August 18, 2003, titled "Method and Apparatus for Indirectly Addressed Vector Load-Add-Store Across Multi-processors",

each of which is incorporated herein by reference.